

Appln. S/N 10/809,421
Amdt. dated March 29, 2006
Reply to Office Action dated December 29, 2005

Amendments to the Claims

This listing of claims will replace all prior version, and listings, of the claims in the application:

Listing of Claims:

Claim 1 (currently amended) A hybrid content addressable memory array comprising:
a first memory portion having a first type of content addressable memory cells
arranged in rows and columns;
a second memory portion having a second type of content addressable memory cells
arranged in rows and columns, the second type of content addressable memory cells being
electrically coupled to the first type of content addressable memory cells, each second type of
content addressable memory cell being smaller in size than each first type of content
addressable memory cell, the second memory portion being operable simultaneously with the
first memory portion.

Claim 2 (Original) The hybrid content addressable memory array of claim 1,
wherein the first memory portion and the second memory portion include matchlines, each
matchline of the first memory portion being coupled to the first type of content addressable
memory cells, and each matchline of the second memory portion being coupled to the second
type of content addressable memory cells.

Claim 3 (Original) The hybrid content addressable memory array of claim 2,
wherein the first type of content addressable memory cells include ternary content
addressable memory cells and the second type of content addressable memory cells include
binary content addressable memory cells.

Claim 4 (Original) The hybrid content addressable memory array of claim 3,
wherein the matchlines of the first memory portion and the matchlines of the second memory
portion are interleaved with each other.

Claim 5 (Cancelled)

Appln. S/N 10/809,421
Amdt. dated March 29, 2006
Reply to Office Action dated December 29, 2005

Claim 6 (Cancelled)

Claim 7 (previously presented) The hybrid content addressable memory array of claim 3, wherein the ternary content addressable memory cells include SRAM based ternary content addressable memory cells.

Claim 8 (previously presented) The hybrid content addressable memory array of claim 3, wherein the binary content addressable memory cells include SRAM based binary content addressable memory cells.

Claim 9 (Original) The hybrid content addressable memory array of claim 1, wherein at least one of the first and the second type of content addressable memory cells include configurable ternary-binary content addressable memory cells.

Claim 10 (Original) The hybrid content addressable memory array of claim 1, wherein the first type of content addressable memory cells and the second type of content addressable memory cells of a row are coupled to a logical matchline.

Claim 11 (Original) The hybrid content addressable memory array of claim 10, wherein the logical matchline includes a segmented matchline.

Claim 12 (Original) The hybrid content addressable memory array of claim 11, wherein the segmented matchline includes a first matchline segment and a second matchline segment.

Claim 13 (Original) The hybrid content addressable memory array of claim 12, wherein the first type of content addressable memory cells are coupled to the first matchline segment and the second type of content addressable memory cells are coupled to the second matchline segment.

Claim 14 (Original) The hybrid content addressable memory array of claim 1, wherein the first type of content addressable memory cells and the second type of content addressable memory cells of a column are coupled to common searchlines.

Appln. S/N 10/809,421
Amdt. dated March 29, 2006
Reply to Office Action dated December 29, 2005

Claim 15 (currently amended) A hybrid content addressable memory array comprising:
a first type of content addressable memory cells coupled to a logical matchline; and
a second type of content addressable memory cells coupled to the logical matchline,
and being operable simultaneously with the first type of content addressable memory cells,
each second type of content addressable memory cell being smaller in size than each first
type of content addressable memory cell.

Claim 16 (previously presented) The hybrid content addressable memory array of claim 15,
wherein the first type of content addressable memory cells include ternary content
addressable memory cells and the second type of content addressable memory cells include
binary content addressable memory cells.

Claim 17 (previously presented) The hybrid content addressable memory array of claim 16,
wherein the ternary content addressable memory cells include SRAM based ternary content
addressable memory cells and the binary content addressable memory cells include SRAM
based binary content addressable memory cells.

Claim 18 (Original) The hybrid content addressable memory array of claim 15,
wherein the logical matchline includes a segmented matchline.

Claim 19 (Original) The hybrid content addressable memory array of claim 18,
wherein the segmented matchline includes at least two matchline segments.

Claim 20 (Original) The hybrid content addressable memory array of claim 19,
wherein the first type of content addressable memory cells are coupled to one of the at least
two matchline segments and the second type of content addressable memory cells are
coupled to the other of the at least two matchline segments.

Claim 21 (currently amended) A hybrid content addressable memory array comprising:
a first type of content addressable memory cells coupled to common searchlines; and
a second type of content addressable memory cells coupled to the common
searchlines and being operable simultaneously with the first type of content addressable

Appln. S/N 10/809,421
Amdt. dated March 29, 2006
Reply to Office Action dated December 29, 2005

memory cells, each second type of content addressable memory cell being smaller in size than each first type of content addressable memory cell.

Claim 22 (previously presented) The hybrid content addressable memory array of claim 21, wherein the first type of content addressable memory cells include ternary content addressable memory cells and the second type of content addressable memory cells include binary content addressable memory cells.

Claim 23 (previously presented) The hybrid content addressable memory array of claim 22, wherein the ternary content addressable memory cells include SRAM based ternary content addressable memory cells and the binary content addressable memory cells include SRAM based binary content addressable memory cells.